Abbildungen dienen nur als Referenz
5CGXBC4C6F27C7N
+StücklisteIC FPGA 336 I/O 672FBGA
-
HerstellerIntel
-
Herstellerteil #5CGXBC4C6F27C7N
-
Paket FBGA-672
-
Auf Lager6097
365 Tage Qualitätsgarantie
7*24 Stunden-Servicegarantie
90-Tage Kundendienstgarantie
Originalproduktgarantie
Spezifikationen
| Attribut | Wert |
| Package / Case | Tray |
| Series | Cyclone® V GX |
| Part Status | Active |
| Number of LABs/CLBs | 18868 |
| Number of Logic Elements/Cells | 50000 |
| Total RAM Bits | 2862080 |
| Number of I/O | 336 |
| Voltage - Supply | 1.07V ~ 1.13V |
| Mounting Type | Surface Mount |
| Operating Temperature | 0°C ~ 85°C (TJ) |
Übersicht
Description
- 40nm process technology
- Embedded transceivers (up to 3.125 Gbps) for high-speed serial communication
- Moderate logic density (~77K logic elements)
- Low-power design, suitable for cost-sensitive applications
- Hard memory controllers (DDR2/3 support)
- PCIe Gen2 x4 support
Common applications include industrial automation, embedded vision, and communication interfaces. The "C6" suffix indicates a commercial temperature range (0°C to 85°C), while "F27" denotes a 484-pin FineLine BGA package.
For detailed specs, refer to Intel’s Cyclone V Device Handbook.
Equivalent
- Intel Cyclone V GT (5CGT) series (similar features, different transceiver count).
- Xilinx Artix-7 (XC7A series) for comparable low-power FPGA alternatives.
- Lattice ECP5 for cost-sensitive applications.
Check pin compatibility and feature requirements before substitution.
Features
- Logic Elements: ~77K
- Embedded Memory: ~3.7 Mb
- DSP Blocks: 150 (18x18 multipliers)
- Transceivers: 6x 3.125 Gbps GX transceivers (PCIe Gen1/2, Gigabit Ethernet support)
- Hard IP: PCIe Gen2 x4, DDR2/3 memory controllers
- Process Technology: 28 nm low-power (LP)
- I/O Standards: LVDS, LVCMOS, HSTL, SSTL
- Package: 484-pin FBGA (FineLine BGA)
Designed for cost-sensitive, power-efficient applications like industrial, automotive, and embedded systems. Combines FPGA flexibility with hardened peripherals for faster integration.
Pinout
- General-purpose I/O (GPIO): Multiple configurable I/O banks supporting various standards (LVDS, LVCMOS, etc.).
- High-speed transceivers: Up to 5 Gbps for serial communication (PCIe, Gigabit Ethernet).
- Memory interfaces: Supports DDR2/3, QDRII+, and other memory standards.
- Clock management: PLLs and dedicated clock inputs for timing control.
- Logic resources: ~49K logic elements (LEs), DSP blocks, and embedded memory (M9K).
Pins are allocated for power (VCC, GND), configuration (JTAG, AS/PS), and differential I/O pairs. Exact pin functions depend on user configuration via Quartus II.