Abbildungen dienen nur als Referenz
74LCX125FT
+StücklisteIC BUF NON-INVERT 3.6V 14TSSOP
-
HerstellerToshiba Halbleiter und Speicher
-
Herstellerteil #74LCX125FT
-
Paket TSSOP-14
-
Auf Lager6507
365 Tage Qualitätsgarantie
7*24 Stunden-Servicegarantie
90-Tage Kundendienstgarantie
Originalproduktgarantie
Spezifikationen
| Attribut | Wert |
| Supplier | Toshiba Semiconductor and Storage |
| Package / Case | Tape & Reel (TR),Cut Tape (CT) |
| Series | TC74LCX |
| Part Status | Active |
| Logic Type | Buffer, Non-Inverting |
| Number of Elements | 4 |
| Number of Bits per Element | 1 |
| Output Type | 3-State |
| Current - Output High Low | 24mA, 24mA |
| Voltage - Supply | 1.65V ~ 3.6V |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
Übersicht
Description
Equivalent
- TI: SN74LCX125, SN74LVC125A
- NXP: 74LCX125, 74LVC125
- ON Semiconductor: MC74LCX125, MC74LVC125
These are functionally the same quad buffer with 3-state outputs in similar logic families.
Features
- Quad buffer with 3-state outputs (four non-inverting buffers)
- Output-enable control to tri-state all outputs (bus-sharing capability)
- TTL/CMOS input compatibility
- Wide supply voltage range (typical 2.0 V to 3.6 V)
- Low static and dynamic power (CMOS technology)
- Fast switching suitable for low-voltage logic
- Available in FT package; RoHS-compliant
Useful for buffering and level-shifting between low-voltage domains while keeping outputs high-impedance when disabled.
Pinout
- Function: Quad buffer/line driver with 3-state outputs (four non-inverting buffers). Each buffer has an input (A1–A4), an output (Y1–Y4), and an enable input (OE1–OE4). When the corresponding OE is active (high), the input passes to the output; when OE is inactive, the output is high-impedance.
Manufacturer
What kind of company: A Dutch multinational that designs and manufactures semiconductors and related components for automotive, industrial, consumer, and communications markets.
Application
- Buffering/isolation of data, address, or control lines between microprocessors, memories, and peripherals
- Shared-bus interfaces with OE control for multiplexing or bus arbitration
- Level shifting in low-voltage digital designs (interfacing different logic families/voltages)
- Noise reduction and fan-out enhancement
- Backplanes, memory and peripheral interfaces, and simple I/O expansion
These use cases leverage its tri-state outputs and fast CMOS performance in low-voltage systems.