Abbildungen dienen nur als Referenz
AD9650BCPZ-65
+StücklisteIC ADC 16BIT PIPELINED 64LFCSP
-
HerstellerAnalog Devices Inc.
-
Herstellerteil #AD9650BCPZ-65
-
Datenblatt AD9650BCPZ-65 DataSheet
-
Paket LFCSP-64
-
Auf Lager1433
365 Tage Qualitätsgarantie
7*24 Stunden-Servicegarantie
90-Tage Kundendienstgarantie
Originalproduktgarantie
Spezifikationen
| Attribut | Wert |
| Package | Tray |
| ProductStatus | Active |
| NumberofBits | 16 |
| SamplingRate(PerSecond) | 65M |
| NumberofInputs | 2 |
| InputType | Differential |
| DataInterface | LVDS - Parallel, Parallel |
| Configuration | S/H-ADC |
| Ratio-S/H:ADC | 1:1 |
| NumberofA/DConverters | 2 |
| Architecture | Pipelined |
| ReferenceType | External, Internal |
| Voltage-SupplyAnalog | 1.7V ~ 1.9V |
| Voltage-SupplyDigital | 1.7V ~ 1.9V |
| Features | Simultaneous Sampling |
| OperatingTemperature | -40°C ~ 85°C |
| Package/Case | 64-VFQFN Exposed Pad, CSP |
| SupplierDevicePackage | 64-LFCSP-VQ (9x9) |
Übersicht
Description
Key specifications:
- Resolution: 16 bits
- Sampling Rate: 65 MSPS
- SNR (Signal-to-Noise Ratio): 77.5 dBFS at 70 MHz input
- SFDR (Spurious-Free Dynamic Range): 95 dBc at 70 MHz
- Power Supply: 1.8 V (analog/digital)
- Package: 64-lead LFCSP (9 mm × 9 mm)
The ADC includes a low-noise amplifier, a high-speed sample-and-hold circuit, and an on-chip reference. It supports LVDS (Low-Voltage Differential Signaling) outputs for reduced noise.
Applications:
- Software-defined radios
- Ultrasound systems
- Radar and defense systems
The AD9650BCPZ-65 balances speed, resolution, and power efficiency, making it a strong choice for high-performance signal acquisition.
Equivalent
- AD9653 (16-bit, 125 MSPS, pin-compatible upgrade)
- ADS42JB69 (16-bit, 250 MSPS, Texas Instruments)
- LTC2208 (16-bit, 130 MSPS, Analog Devices)
- MAX19586 (16-bit, 80 MSPS, Maxim Integrated)
Check datasheets for exact specs and compatibility.
Features
- Resolution & Speed: 16-bit resolution at 65 MSPS.
- Low Power: 380 mW at 65 MSPS (1.8 V supply).
- High SNR: 77.5 dBFS SNR at 70 MHz input.
- SFDR: 100 dBc (typical) for superior spurious-free dynamic range.
- Input Range: 2 Vpp differential, with adjustable gain.
- LVDS/CMOS Outputs: Flexible serial or parallel output options.
- On-Chip Features: Integrated sample-and-hold, dither, and digital down-converter (DDC).
- Package: 64-lead LFCSP (9 mm × 9 mm).
Ideal for communications, medical imaging, and instrumentation requiring high-speed, high-precision data conversion.