Abbildungen dienen nur als Referenz
IC PROM PROG C-TEMP 3.3V 8-DIP
-
HerstellerAMD
-
Herstellerteil #XC17S10XLPD8C
-
Auf Lager6902
365 Tage Qualitätsgarantie
7*24 Stunden-Servicegarantie
90-Tage Kundendienstgarantie
Originalproduktgarantie
Spezifikationen
| Attribut | Wert |
| Part Status | Obsolete |
| Digi Key Programmable | Not Verified |
| Programmable Type | OTP |
| Memory Size | 100kb |
| Voltage - Supply | 3V ~ 3.6V |
| Operating Temperature | 0°C ~ 70°C |
| Mounting Type | Through Hole |
| Package / Case | 8-DIP (0.300", 7.62mm) |
| Supplier Device Package | 8-PDIP |
| Base Product Number | XC17S10XL |
Übersicht
Description
The "XLP" in its name indicates that it is a low-power version, catering to applications where reduced power consumption is crucial. The device typically supports serial configuration and can be programmed using standard PROM programming equipment or through the FPGA itself. Its compact design, encapsulated in an 8-pin dual in-line package (DIP), allows it to fit into space-constrained designs. The XC17S10XLPD8C is widely used in industries where performance and reliability of FPGA configurations are paramount, such as telecommunications, embedded systems, and industrial control systems.
Equivalent
Features
1. Configuration Storage: Designed for storing configuration data for Xilinx FPGAs, providing a reliable means of programming these devices upon power-up.
2. Density: The "10" in the part number indicates its storage capacity, suitable for designs requiring moderate amounts of configuration data.
3. Low Power: The "XLP" signifies the series' focus on low power consumption, making it ideal for energy-efficient applications.
4. Compact Package: The "D8C" indicates a small form factor, an 8-pin PDIP package, which facilitates easy integration into a variety of hardware designs.
5. Reprogrammable: Supports reprogramming to accommodate design iteration and updates, ensuring flexibility for developers.
6. Serial Configuration: Utilizes a serial interface for configuration, making it straightforward to use with other serial communication devices.
These features make the XC17S10XLPD8C suitable for use in diverse applications where FPGA configuration needs are present, particularly in power-sensitive environments.
Pinout
1. CE (Chip Enable): Activates the PROM.
2. CLK (Clock): Provides the clock signal for synchronous operations.
3. DATA: Serial data output to the FPGA.
4. RESET/OE (Reset/Output Enable): Used to reset the chip or enable the output.
5. VCC: Power supply input.
6. VSS: Ground connection.
7. NC (No Connect): Not internally connected; can be left unconnected.
8. NC: Another pin that is not internally connected.
This PROM is typically used to automatically load configuration data into an FPGA upon power-up or reset, facilitating the FPGA's startup process. Its small form factor and low pin count make it ideal for compact designs.